<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xmlns:dc="http://purl.org/dc/elements/1.1/">
<title>IMDEA Networks</title>
<link href="https://hdl.handle.net/20.500.12761/1" rel="alternate"/>
<subtitle/>
<id>https://hdl.handle.net/20.500.12761/1</id>
<updated>2026-05-08T12:06:59Z</updated>
<dc:date>2026-05-08T12:06:59Z</dc:date>
<entry>
<title>Soil Moisture Sensing through Phase Measurements in Analog Backscatter Systems</title>
<link href="https://hdl.handle.net/20.500.12761/2033" rel="alternate"/>
<author>
<name>Gentile, Vincenzo</name>
</author>
<author>
<name>Giustiniano, Domenico</name>
</author>
<author>
<name>Frómeta Fonseca, Dayrene</name>
</author>
<id>https://hdl.handle.net/20.500.12761/2033</id>
<updated>2026-05-05T00:00:14Z</updated>
<published>2026-06-16T00:00:00Z</published>
<summary type="text">Soil Moisture Sensing through Phase Measurements in Analog Backscatter Systems
Gentile, Vincenzo; Giustiniano, Domenico; Frómeta Fonseca, Dayrene
Conventional low-cost soil moisture sensors consume milliwatts of power, limiting their scalability for battery free agricultural IoT. To bridge this gap, we propose a narrow band phase-difference approach for soil moisture estimation using ultra-low-power analog backscatter at 868MHz. We develop a geometric electromagnetic model relating spatial phase shifts to soil permittivity, proving differential phase remains a valid observable despite refraction across the layered soil–air interface.&#13;
We further characterize non-ideal hardware effects, establishing how antenna impedance mismatches and other impairments introduce systematic phase biases that require calibration. Our experiments demonstrate reliable discrimination between dry and wet soils, validating a battery-free sensing architecture that offers a scalable solution for sustainable water management.
</summary>
<dc:date>2026-06-16T00:00:00Z</dc:date>
</entry>
<entry>
<title>Auditable Shared Objects: From Registers to Synchronization Primitives</title>
<link href="https://hdl.handle.net/20.500.12761/2032" rel="alternate"/>
<author>
<name>Attiya, Hagit</name>
</author>
<author>
<name>Fernández Anta, Antonio</name>
</author>
<author>
<name>Milani, Alessia</name>
</author>
<author>
<name>Rapetti, Alexandre</name>
</author>
<author>
<name>Travers, Corentin</name>
</author>
<id>https://hdl.handle.net/20.500.12761/2032</id>
<updated>2026-05-01T00:00:18Z</updated>
<published>2025-10-01T00:00:00Z</published>
<summary type="text">Auditable Shared Objects: From Registers to Synchronization Primitives
Attiya, Hagit; Fernández Anta, Antonio; Milani, Alessia; Rapetti, Alexandre; Travers, Corentin
Auditability allows to track operations performed on a shared object, recording who accessed which information. This gives data owners more control on their data. Initially studied in the context of single-writer registers, this work extends the notion of auditability to other shared objects, and studies their properties.&#13;
We start by moving from single-writer to multi-writer registers, and provide an implementation of an auditable n-writer m-reader read / write register, with O(n+m) step complexity. This implementation uses (m+n)-sliding registers, which have consensus number m+n. We show that this consensus number is necessary. The implementation extends naturally to support an auditable load-linked / store-conditional (LL/SC) shared object. LL/SC is a primitive that supports efficient implementation of many shared objects. Finally, we relate auditable registers to other access control objects, by implementing an anti-flickering deny list from auditable registers.
</summary>
<dc:date>2025-10-01T00:00:00Z</dc:date>
</entry>
<entry>
<title>Auditing without Leaks Despite Curiosity</title>
<link href="https://hdl.handle.net/20.500.12761/2031" rel="alternate"/>
<author>
<name>Attiya, Hagit</name>
</author>
<author>
<name>Fernández Anta, Antonio</name>
</author>
<author>
<name>Milani, Alessia</name>
</author>
<author>
<name>Rapetti, Alexandre</name>
</author>
<author>
<name>Travers, Corentin</name>
</author>
<id>https://hdl.handle.net/20.500.12761/2031</id>
<updated>2026-05-01T00:00:14Z</updated>
<published>2025-06-01T00:00:00Z</published>
<summary type="text">Auditing without Leaks Despite Curiosity
Attiya, Hagit; Fernández Anta, Antonio; Milani, Alessia; Rapetti, Alexandre; Travers, Corentin
Auditing data accesses helps preserve privacy and ensures accountability by allowing one to determine who accessed (potentially sensitive) information. A prior formal definition of register auditability was based on the values returned by read operations, without accounting for cases where a reader might learn a value without explicitly reading it or gain knowledge of data access without being an auditor.&#13;
This paper introduces a refined definition of auditability that focuses on when a read operation is effective, rather than relying on its completion and return of a value. Furthermore, we formally specify the constraints that prevent readers from learning values they did not explicitly read or from auditing other readers' accesses.&#13;
Our primary algorithmic contribution is a wait-free implementation of a multi-writer, multi-reader register that tracks effective reads while preventing unauthorized audits. The key challenge is ensuring that a read is auditable as soon as it becomes effective, which we achieve by combining value access and access logging into a single atomic operation. Another challenge is recording accesses without exposing them to readers, which we address using a simple encryption technique (one-time pad).&#13;
We extend this implementation to an auditable max register that tracks the largest value ever written. The implementation deals with the additional challenge posed by the max register semantics, which allows readers to learn prior values without reading them.&#13;
The max register, in turn, serves as the foundation for implementing an auditable snapshot object and, more generally, versioned types. These extensions maintain the strengthened notion of auditability, appropriately adapted from multi-writer, multi-reader registers.
</summary>
<dc:date>2025-06-01T00:00:00Z</dc:date>
</entry>
<entry>
<title>Tight Conditions for Binary-Output Tasks Under Crashes</title>
<link href="https://hdl.handle.net/20.500.12761/2030" rel="alternate"/>
<author>
<name>Albouy, Timothé</name>
</author>
<author>
<name>Fernández Anta, Antonio</name>
</author>
<author>
<name>Georgiou, Chryssis</name>
</author>
<author>
<name>Nicolaou, Nicolas</name>
</author>
<author>
<name>Wang, Junlang</name>
</author>
<id>https://hdl.handle.net/20.500.12761/2030</id>
<updated>2026-05-01T00:00:13Z</updated>
<published>2025-12-01T00:00:00Z</published>
<summary type="text">Tight Conditions for Binary-Output Tasks Under Crashes
Albouy, Timothé; Fernández Anta, Antonio; Georgiou, Chryssis; Nicolaou, Nicolas; Wang, Junlang
This paper explores necessary and sufficient system conditions to solve distributed tasks with binary outputs (i.e., tasks with output values in {0,1}). We focus on the distinct output sets of values a task can produce (intentionally disregarding validity and value multiplicity), considering that some processes may output no value. In a distributed system with n processes, of which up to t ≤ n can crash, we provide a complete characterization of the tight conditions on n and t under which every class of tasks with binary outputs is solvable, for both synchronous and asynchronous systems. This output-set approach yields highly general results: it unifies multiple distributed computing problems, such as binary consensus and symmetry breaking, and it produces impossibility proofs that hold for stronger task formulations, including those that consider validity, account for value multiplicity, or move beyond binary outputs.
</summary>
<dc:date>2025-12-01T00:00:00Z</dc:date>
</entry>
</feed>
